I. INTRODUCTION
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control methods are still under development and with constant improvements new application opportunities are emerging. Model predictive control (MPC) is one of the nonlinear control methods that has received a lot of attention in the recent publications. The algorithm has been adapted to multiple applications in power electronics where linear hierarchical control was dominating in the past years, such as electrical drives [2] , [3] , power filters [4] , STATCOM [5] , photovoltaics [6] , microgrids [7] , and many more. The system constraints and multiobjective algorithms can easily be implemented making this control concept very attractive due to its straightforward design. In contrast to the cascaded linear control, where for every controlled variable an independent control loop has to be designed, the structure of the MPC algorithm can include all controlled variables in a single control loop. The core element of the control is the discrete model of the voltage source converter (VSC) and the converter output filter. Using the discrete model, the propagation of the control variables for the next sampling interval is calculated. The calculations are conducted for all possible converter switching states. The switching state that will produce the smallest difference between the control variable and the reference value will be applied to the converter switching devices. The latter is implemented in a form of a cost function, which typically has a structure of square of Euclidean distance between the reference signal and the prediction of the controlled variable. Most common objectives that can be included in a cost function are minimization of the reference tracking error [7] , switching loss minimization [8] , harmonics elimination [9] , [10] , and common-mode voltage minimization [11] , [12] . The priorities of control objectives in the cost function are defined by weighting factors. An overview of the converter objectives regarding their applications is well presented in [13] . The quality of the prediction model has high importance as it directly affects the controller performance. If the parameters of the system are changing, estimators are needed to ensure the predictions are correctly calculated.
Predictive control algorithms can be divided into two categories depending on how the optimization is performed and applied. The continuous control set MPC produces a continuous reference that has to be modulated before it is applied to converter switching devices [14] - [16] . On the other hand, finite control set MPC (FCS-MPC), which is a type of direct MPC, can directly apply the algorithm's output signal to converter switching devices using an iterative algorithm to find the optimum switching state [17] , [18] .
MPC methods are not exactly a novelty in power electronics applications [19] ; however, there are some aspects that are important for their implementation that have not yet been fully studied [13] , [19] - [21] . An efficient cost function design and weighting factor tuning process are one of the current concerns of MPC application in power electronics. While the traditional linear control algorithm can rely on well-established methods and guidelines to tune the controller parameters and verify the performance, MPC is still in need of analytical tools to improve the design process, evaluate the performance, and demonstrate the stability. The issue of performance verification of the FCS-MPC algorithm under different operating conditions, e.g., steady state, transient load changes, and parameter model mismatches, will be addressed in this paper. For the steady-state performance, the algorithm verification method must prove that the converter output voltages and currents will stay within the total harmonic distortion (THD) limits prescribed by the standards. On the other hand, transient load change can be treated as a disturbance in the system; therefore, the verification must ensure that the converter control can have a quick response and adjust to the new conditions in the system without causing larger variations than prescribed by the standards as well. Finally, the verification under parameter mismatch should be done because the controller relies on the model. This paper is organized as follows. Section II outlines the most relevant research in the field of FCS-MPC stability and performance verification. The system model is introduced in Section III along with the FCS-MPC algorithm and the defined cost function. Section IV gives a brief introduction of the statistical model checking (SMC), a method used in this paper to verify the performance of the system. The presented FCS-MPC algorithm is verified in simulations and on experimental setup in Sections V and VI, respectively. Results obtained by UP-PAAL SMC toolbox are presented and discussed in Section VII. Finally, in Section VIII conclusions are provided.
II. FCS-MPC STABILITY, PERFORMANCE, AND ROBUSTNESS RESEARCH
Every control algorithm application demands a verification of the performance and stability in closed-loop operation. In closed-loop control of the power converters, output variables, such as voltages, currents, and power, tend to diverge from the set-point values, so for a system to be addressed as stable it has to have the ability to prevent small input perturbations or disturbance in the control loop to cause large variations in the behavior of the converter output variables. Closed-loop stability of the MPC is usually analyzed using the Lyapunov stability theory and the infinite-horizon MPC guarantees stability; however, the closed-loop MPC is not necessarily stable with short prediction horizons [22] . FCS-MPC methods cannot rely on the well-established traditional methods used for linear systems due to their nonlinear nature; a closed-loop stability analysis of FCS-MPC is difficult unless complicated mathematics is employed [21] . Because of the lack of analytical tools to evaluate the performance of MPC for power converters, extensive simulations or experiments were used to check the algorithm performance [19] . It is evident that a new approach is needed in this area. Table I presents an overview of the research done in the field of FCS-MPC performance and stability verification. The most commonly used approach to test the performance and robustness of the FCS-MPC is by running multiple simulations with different system parameters to see how the converter outputs will respond to model uncertainties [23] , [24] . The performance under model uncertainties can as well be checked experimentally [25] and then be compared to a benchmark model with a classical PI linear control [26] . While conducting the experimental validation, it was noticed that the performance of the control deteriorates for underestimated inductance; however, almost no effect on the performance was noticed for an overestimated value [25] . Both methods showed excellent steady-and transient-state responses [26] ; however, their deficiency is not providing the information needed to guarantee the stability of the control algorithm. While simulations can be performed in parallel to speed up the process of obtaining the results, experiments are more time-consuming. Aguilera and Quevedo [27] - [29] presented the most relevant progress in validating the stability of FCS-MPC. They verified the practical stability of FCS-MPC, i.e., asymptotically stability under specific constraints by designing the cost function as a Lyapunov function for the VSC, dc-dc buck, and multicell converter (MCC), but the design of the cost function is now more complex compared to the one used in simulations and experiments. The main drawback of the method is that it can be applied only to one class of converters. Therefore, more research is still needed to make this approach applicable for other applications [20] . A similar approach was presented for an active front end (AFE) VSC; however, the algorithm used differs from the conventional FCS-MPC [30] . The objective of this paper is to present an alternative method for FCS-MPC performance verification in power electronics, which is intuitive for industrial engineers to implement and use so new control algorithms can quickly be assessed before implementations. Using the presented new approach and the Lyapunov stability criteria as explained in [27] - [29] both stability and performance of the FCS-MPC algorithm can be verified for different applications.
III. SYSTEM MODEL
The design process of an MPC algorithm can be summed into three stages: identifying all possible switching states and their relations to input/output voltages and currents, defining a cost function that will represent the desired behavior of the system, and then obtaining the discrete-time model used for the prediction of the future behavior of controlled variables [31] . To obtain the discrete-time model of the system, Euler forward method is usually applied for low-order systems. Depending on converter applications, a variety of cost functions can be found in the literature. The 2L-VSC converter with LC output filter in this paper is used to obtain a sinusoidal output voltage with low harmonic distortion, e.g., for uninterruptible power supply (UPS) systems, see Fig. 1 . UPS systems are usually used to provide emergency power during grid blackouts. Their design and performance requirements are defined in the IEC Standard 62040-3 [32] .
As shown in Fig. 1 , the main controller variables are the output filter currents i f abc , output capacitor voltages v c abc , and output load currents i o abc . The system model can be described by the following state-space equations:
where L f and C f represent the output filter inductance and capacitance, and v i abc is the inverter output voltage. Tracking the capacitor voltage reference v * c abc by computing the converter output voltage v i abc is the main objective of the algorithm. The secondary objectives include a derivative current component and minimization of the switching frequency to limit the number of commutations. The derivative component in the cost function improves the converter's voltage tracking performance and lowers the THD [7] . Therefore, the cost function of the described system (1) is defined as follows: 
where S x (k) is the new potential switching state and S x (k − 1) is the applied switching state from the previous switching instant. The THD factor of v c abc and average switching frequency f sw a v g were defined as performance values to determine the weighting factors. During the simulation time interval, f sw a v g is calculated as a sum of the switching frequencies in each phase divided by the number of switches:
where i ∈ 1, 2 and n represents the number of switches in each phase leg. The permitted THD factor for converters used for UPS is defined by the IEC Standard 62040-3 [32] ; therefore, the selected λ sw in the cost function should not produce a larger THD than defined in the standard. The predicted voltage vector in the discretized model of the system v P c (k + 1) is calculated using the measurements of the filter current i f , capacitor voltage v c , and load current i o . The discrete-time model of the system (1) was obtained through forward Euler method as presented in [7] .
IV. STATISTICAL MODEL CHECKING
SMC is a well-known technique used in aeronautics and embedded automotive systems, sensor networks, and communication systems to provide solutions to problems that are beyond the abilities of classical formal techniques [33] - [35] . As explained in the state of the art, we can distinguish three approaches for stability and performance verification: multiple simulations, experiments, and analytical analysis using the Lyapunov stability criteria. Our focus will be on performance verification methods. From the aspect of simplicity, running multiple simulations seems as the most simple approach but also time consuming. Further on it is missing the reliability of the procedure. Since there is no guarantee for a finite set of experiments to cover all possible scenarios, errors could remain undetected. Also by looking at the characteristics of the physical system, it can be noticed that some components feature probabilistic behavior, e.g., the load values or the grid conditions, modeling them as fixed components is not useful if we want to test the performance of the control algorithm under transients. Therefore, if we want to ensure the full correctness of a system we need to use formal methods.
Formal methods use techniques from mathematics for checking the system behavior in all possible scenarios and SMC is an extension of one of those methods. Using this approach the system will be simulated for a finite number of times. The simulation samples are used for hypothesis testing, i.e., to check if the samples provide statistical evidence that the set hypothesis is valid [36] . Two types of tests can be conducted: checking if the probability to satisfy a property is within the specified threshold, e.g., if the property is voltage deviation ΔV < 5%, and estimation of this probability. For the first testing, hypothesis testing algorithms are used, and for the latter, algorithms are based on Monte Carlo simulation. The Monte Carlo algorithms are enhanced to overcome the problems of estimating low probabilities and rare events.
The family of UPPAAL tools are all based on variants of timed automata [37] . Timed automata are a mathematical rigorously defined formalism for specifying the timed behavior of systems. Traditional analysis of such models suffers from the problem of state-space explosion; the size of problems grow exponential in the size of the input problems. A more recent development in the analysis of timed automata models is the introduction of SMC. These methods allow for a precise modeling of dynamic aspects of models in the form of a network of stochastic timed automata. For a formal definition of networks of stochastic timed automata, we refer the reader to [37] . Here, we will first give an intuitive explanation of the models by two examples.
A model consists of several timed automata each defining some behavior. They can synchronize with each other through the use of broadcast signals. The models can also contain clocks and continuous variables, which can progress according to dif- ferential equations. The timing intervals and delays described in the models are given a stochastic semantic. With this semantic, the models can be simulated randomly. The analysis of the models consists of investigating a statistical hypothesis on the model by performing a number of independently random traces over the model. In this way a property of the model can be asserted with a given confidence interval. The confidence can be chosen by the engineer working with the models. In this fashion, a low confidence can be used while creating the models in order to explore the possibilities, whereas a much higher probability can be selected for the final verification of the system. Contrary to the traditional model checking, which grows exponentially in the size of the models, SMC grows sublinearly in the size of the models and linearly with increased confidence of the results.
One of the timed automata templates used in this paper are shown in Fig. 2 . This model is used to model a simple transient load on the system. The states of the template are referred to as locations, in order not to confuse them with the global states, which are configurations of the entire model. The leftmost location in the model is the initial location. This fact can be seen by having a double circle surrounding it. This location is also of the type Committed, which can be seen by having a C inside it. This signifies that it has a higher priority and that no time can pass before this location has been left. In this case, the feature is used as a simple initialization mechanism.
On the edge going from the initial location to the location named LowLoad the variable Rload is assigned the value 100. The template contains one clock y that is used to track the time since the last change in the load on the system. The invariant y < 7000 ensures that the change will happen after no more than 7000 time units, whereas the guard y > 1000 ensures that it will happen no earlier than 1000 time units. Each time unit models 1 μs in the real world. The transition has a uniform probability of occurring any time in this interval. When the transition to the HighLoad location occurs, the Rload variable is set to 200 and the clock is reset to 0. The mechanism for changing back to the LowLoad location is identical. Thus, the template models a simple transient load, where the load randomly changes between 100 and 200. will immediately transition to the location v5 6. Along this edge three assignments are performed. The values of V in alpha and V in beta are set according to the voltage generated in this configuration. The variable active control is used mainly as a way of outputting the actual control state of the converter in traces of the system. The same pattern of assignment is followed along all the edges going from the location left to each of the locations v0 1 to v7 8. The controller will spend its clock time in one of these locations. In each 25 μs, another template will generate a tick event thus synchronizing with this template and forcing it into the right location. Since this is a committed location, it will immediately move to the left location while evaluating two functions during this transition. These functions are inside the UPPAAL model and they are specified in a subset of C. The first function evaluates the future cost of the different switching configurations, and the second one selects the one with the lowest cost and set the variable minControl accordingly. This is then used in the guard of the next edges thus forcing the model into the right switching state.
The system contains four other templates that will not be discussed in detail here: Tick, Sampler, PhysicalSystem, and SimulationOutput.
V. SIMULATION RESULTS
A discrete benchmark model of the previously described system was created in MATLAB Simulink. The results obtained from the simulation model will be used to validate the quality of model created in the UPPAAL SMC toolbox. Parameters of the simulation model are given in Table II .
Because of the nature of the FCS-MPC algorithm used in this paper, which does not have a modulator, the switching frequency is variable. This makes the precise filter parameter selection difficult as standard linear control theory cannot be used to quan- [13] , [20] , [38] . On the other hand, we can quantify the effects of the filter around the fundamental harmonic. There are some guidelines regarding the maximum filter values as presented in [39] that were taken into consideration. However, the switching ripple attenuation capability of this filter depends also on the switching frequency. To this end, other authors have used larger filters then what is advised by these limits [40] , [41] . While selecting the filter parameters, we have also taken into account comparable systems reported in the literature, which regulate voltage on the standalone load operating at approximately the same power level and use comparable switching frequency, so that a fair comparison of different control methods can be made [41] - [44] . Commercial availability of the filter was also one of the aspects that was taken into consideration. The filter from manufacturer Schaffner with the inductance value of 2.4 mH was selected. The inductance value of this filter was larger than advised in [39] , but comparable to the ones used in [40] and [41] . For the filter capacitance, it is recommended that the maximum value is below 5% of the base capacitance because the capacitor value is limited by the decrease of the power factor at rated power, therefore, 25-μF capacitors were selected. The system has a variable switching frequency, hence, only the average switching frequency, which can be calculated by filtering the expression given in (5), could be specified. If both weighting factors are set to 0, the obtained output voltage THD is 1.1%, which complies with the IEC UPS standard 62040 and f sw a v g was around 9 kHz. It was of interest to investigate if it is possible to achieve the comparable level of THD at lower f sw a v g by using a proper combination of the weighting factors in the cost function. If the cost function was limited just to include switching frequency minimization, λ sw = 0.2 will offer a good compro- mise of a low THD and reduction of f sw a v g from 9 to 6.5 kHz.
Figs. 6 and 7 present the measured output voltage and voltage reference tracking error in α-β frame in steady state for FCS-MPC cost function. It can be observed that the implemented control algorithm produces an output voltage that is closely following the reference values.
The robustness of the control algorithm against parameter variations is also one of the key indicators of the control algorithm performance. In Figs. 8 and 9 , the impact of deviations of ±30% on the rated values of filter inductance were analyzed. Similar tests for variation of the converter output filter parameters have been performed in [45] for sliding mode con- trol algorithm with a Kalman filter, in [41] for a combination of robust control, state estimator, and linear matrix inequality optimizations, and in [46] for a linear single current loop control with hybrid damper. As it can be seen from obtained results, the overestimation and underestimation of the filter values did not significantly affect the steady-state performance of the converter, which proves that the resistance to parameter variations is comparable to [45] , [41] , and [46] . For a more detailed experimental study on parameter variation effects for FCS-MPC operated converters for UPS the reader is refereed to [7] , where it is demonstrated that stability is not lost even under heavy mismatch between the model parameters used by the algorithm and those in the experimental setup. The dynamic performance of the UPS standard is defined in the IEC Standard 62040 for 0%-100% step load change for the most critical and sensitive loads. In Fig. 10 , results can be observed for the linear load step change. Similar test was performed in [44] for linear cascaded control on a setup with comparable physical parameters. By comparing the results, it can be noted that both control methods comply with the standard; however, the converter system controlled by the FCS-MPC showed a much faster response time.
VI. EXPERIMENTAL RESULTS
The FCS-MPC algorithm was also verified on an experimental setup equivalent to the Simulink model, as shown in Fig. 11 . The setup includes Semikron Power Electronics Teaching Unit, MicroLabBox DS1202 PowerPC DualCore 2-GHz processor board, and DS1302 I/O board from dSpace. The execution time of the algorithm is around 3 μs. Such a low time was achieved because the discretization of the converter model is done offline, i.e., the system matrices in (1) are calculated prior to execution of the controller. On the other hand, most of the turnaround time is spent on the A/D conversion of the measurement channels. Since dSPACE's A/D converters have the sampling rate of 1 MSPS, the time needed to sample one channel is around 1 μs. Therefore, for all measurement channels, this gives approximately 12 μs for A/D conversion. When this is added to 3 μs for algorithm execution, the total turnaround time is 15 μs. It is also worth noticing that standard industrial microcontrollers could perform the A/D conversion much faster, e.g., TMS320F28377 samples at a rate of 3.5 MSPS, which means the conversion would be three times faster while the execution time of the algorithm would not change significantly. To compensate this delay of approximately 15 μs the predicted values are calculated one step ahead and applied at the beginning of the next time sampling interval as proposed in [31] . Fig. 12 shows the measured filter capacitor voltage from experimental setup for three different types of load: linear R load , linear RL load , and nonlinear load (diode rectifier with RC load ). The THD was calculated up to the Nyquist frequency for measured v c abc , to include the wide frequency spectrum of FCS-MPC. The obtained measurements presented acceptable control performance in steady state and quick response during transient load change in Fig. 12 (e) for R load and Fig. 12(f) for RL load , and as well for step reference change in Fig. 12(d) .
VII. ANALYTICAL PERFORMANCE VERIFICATION
For the purpose of performance verification of the FSC-MPC algorithm, the system was modeled using UPPAAL SMC. In the UPPAAL SMC verifier system, currents and voltages can be presented graphically. An example of the output voltage waveform and voltage error are shown in Fig. 13 (2), and another example is shown in Fig. 15 for the load current during the transient. In Fig. 14 , for the linear load and cost function (2) , it can be observed that the reference tracking ability of the algorithm was proved to be satisfying and matching the performance of simulation and experimental model. Therefore, it is confirmed that the modeling was correct and that the model can be used for analytical performance validation during transient load. The algorithm's analytical performance was assessed through two queries for a time interval of 40 ms: 
The load value is changing stochastically during the time interval, through several runs all possible transients are evaluated in the queries. An example of the i oαβ waveform in one simulation run during the query evaluation is shown in Fig. 15 . To demonstrate the influence of each secondary objective in the algorithm's cost function, a case without secondary objectives and only switching frequency minimization objective were as well evaluated. Table III shows the summary of tested probabilities for transient load with parameter uncertainty introduced into the model as false estimation of L f . Both overestimation and underestimation of the filter inductance were taken into account as in [45] , [41] , and [46] . The uncertainty of the estimation process was set to = 0.05. The queries were tested for λ sw = λ d = 0 with output voltage reference tracking as primary objective, λ sw = 0.2 with switching frequency minimization applied as secondary objective, and λ sw = 0.5 λ d = 0.4 where derivative of the voltage reference trajectory was tracked. After the simulation run is completed, the verifier toolbox will also provide the number of performed runs. For query probabilities close to 0 or 1, the number of runs necessary for assessment is low and it can be concluded that the events in those queries are not likely to happen (0) or are highly likely to happen (1) .
By analyzing the results in Table III , the influence of weighting factor selection and parameter uncertainty on voltage tracking reference performance can be detected. The weighting factors obtained in the parameter sweep were proved to benefit the performance of reference tracking as they presented a higher probability of minimal voltage error during transients and parameter uncertainty. This positive effect was even more noticeable in case of RL load . Introduced parameter uncertainty in the model did not significantly lower the reference tracking performance for R load . In the case of the λ sw = λ d = 0 for R load , there was a drop of 5% as seen in the queries for diff < 10% without parameter error (−30%) and diff < 15% with parameter error. When the model was tested with RL load the drop in the performance was more evident, e.g., for λ sw = λ d = 0 with underestimated parameter query diff < 15% has a very low probability. The case λ sw = 0.5, λ d = 0.4 demonstrated robustness of the algorithm by not showing any significant performance drop with a parameter error in the model for both load types. As expected the case with λ sw = 0.2, λ d = 0 showed a more significant drop of performance compared to the other two cases. This can be explained by the fact that the priority of this cost function lies in switching frequency minimization so the reference tracking performance will be more affected by the introduced parameter error in the model. The underestimation of filter inductance has a larger influence on the reference tracking performance for λ sw = 0.2 λ d = 0, whereas if the filter inductance is overestimated, the effect on the performance is very low. 
VIII. CONCLUSION
In this paper, a new approach to analytical performance validation of the FCS-MPC algorithm was demonstrated. The approach is based on powerful tools from statistics and can be used to successfully validate the behavior of the control algorithm. The transition from a Simulink-based model to the model used in UPPAAL SMC is based on the fact that the discrete system of the 2L-VCS with the FCS-MPC algorithm can be represented as a network of stochastic automata. Time, which is usually used to drive the automaton, is supplemented with system voltages and currents. The discrete converter states are the states of the automaton while the calculated predictions of voltages and currents, products of the cost function minimization, are defining the next transition state. It was validated in this paper that this type of model will provide the same behavior as the Simulink model. UPPAAL SMC offers a benefit compared to the Simulink model, a simple analytical verification using the statistics tools. Therefore, the probability of certain events occurring in the system can be checked very simply using Monte Carlo simulation in the form of a query.
Queries used for checking the robustness were based on the reference tracking ability of the system under transient load changes and with parameter uncertainties in the system. The results demonstrated high robustness of the algorithm and how the right choice of the weighting factors in the cost function will positively affect it. During the evaluation, no significant degradation of reference tracking was found during transients nor under model parameter uncertainty. Even under the most difficult conditions including error in the prediction model, the difference between the reference and the control variable stayed below 10%.
SMC has the potential to be the new powerful tool for performance evaluation of the FCS-MPC algorithms in different power converter topologies. There are many possibilities for future work with focus on analytical performance evaluation of other MPC algorithms and more complex load and system models. Further development of the approach can be of great significance for the power electronics industry as it will benefit the application of the FCS-MPC algorithms.
